Background {#Sec1}
==========

The continuous demand of high-performance and low-power devices necessitates integration density enhancement, which pushes the CMOS technology to the ultimate nanoscale size dimension. Nanowire (NW) MOSFETs \[[@CR1]--[@CR5]\] are considered the most promising candidates to pursue the downscaling of MOS transistors, outperforming of triple gate FinFET architectures for sub-7-nm technology node. Indeed, nanowire architecture is more suitable for gate-all-around configuration to preserve the device immunity against the short channel effects (SCE) at such scaled dimensions \[[@CR6], [@CR7]\]. This architecture is speculated to bring CMOS scaling to the end of the transistor roadmap \[[@CR8]\]. The NW manufacturing method could be divided into two main approaches: bottom-up (BU) and top-down (TD). The first one suffers from process complexity \[[@CR9]\] and metallic contamination issues since metallic nanoparticles are used as a catalyst. In contrast, the TD approach, using conventional microfabrication tools, is more suitable for nanoelectronic applications. It offers perfect control over dimensions, localization, and orientation which leads to highly efficient NW MOSFET devices \[[@CR10]--[@CR12]\]. The integration of the NW-based MOSFETs can be horizontal or vertical. From design analysis, vertical integration could give a better integration density of 50 % over the horizontal one \[[@CR13], [@CR14]\]. Moreover, gate-all-around definition in vertical configuration, even at nanoscale, is not defined by high-resolution lithography but simply by the thickness of deposited gate material \[[@CR15], [@CR16]\]. In this letter, we present a large-scale process for manufacturing of GAA vertical silicon nanowire (VNW) MOSFETs with a 15-nm gate length. The electrical performances will be discussed, in particular the influence of nanowire diameter on the device operation. Finally, a proof of concept for a CMOS inverter will be presented.

Methods {#Sec2}
=======

In Fig. [1](#Fig1){ref-type="fig"}, the fabrication steps of a Si VNW MOSFET are presented. After the realization of the VNWs (Fig. [1a](#Fig1){ref-type="fig"}), an SiO~2~ layer acting as gate oxide is grown and remained only on the sidewalls of the nanowires forming a Si--SiO~2~ core--shell structure (Fig. [1b](#Fig1){ref-type="fig"}). Then, the realization of silicided contacts at both sides of the Si VNWs for the realization of low resistive source/drain contacts is shown (Fig. [1c](#Fig1){ref-type="fig"}). The next step consists of the realization of the source to gate insulating spacer (Fig. [1d](#Fig1){ref-type="fig"}), followed by the formation of the metallic gate-all-around (Fig. [1e](#Fig1){ref-type="fig"}) and by the gate-drain insulating spacer (Fig. [1f](#Fig1){ref-type="fig"}). Finally, the electrical contacts are defined on top of the architecture and are connected to the bottom and gate contact extensions using vias through the insulation layers (Fig. [1g](#Fig1){ref-type="fig"}). A conventional photolithography process has been developed to enable large-scale manufacturing of Si VNW MOSFETs.Fig. 1Schematic 3D illustrations of the process steps of Si VNW GAA MOSFET. **a** Si VNW network patterning. **b** Gate oxide definition. **c** Metallic S/D contacts. **d** Gate to source isolating spacer. **e** Gate-all-around definition. **f** Drain to gate isolating spacer. **g** Metallic vias and contact pads

The starting substrate is a 4-in. Si (100) wafer, boron doped at 2 × 10^19^ atm/cm^3^, to realize p-type MOSFETs. The Si VNWs are realized based on a top-down approach, through the transfer of hard mask by plasma etching onto the silicon substrate. First, electron beam lithography is used to pattern a high-resolution inorganic resist, hydrogen silsesquioxane (HSQ), in order to fabricate tiny nanopillars with high aspect ratio, up to 7.5, in 150-nm HSQ thickness. A perfectly circular shape with a dispersion of 1.62 nm (1σ) was obtained thanks to an original design---namely a star-like design---which consists of lines starting and finishing in the center of the pattern to force the symmetry of the nanopillars and promote an homogeneous distribution of Gaussian energy \[[@CR17]\]. The electron beam exposure is carried out with a Raith 150 system at low energy (20 kV) with a base dose of 300 μC/cm^2^ and a current of 120 pA. The revelation of the resist after exposure is performed in tetra methyl hydroxyl ammonium solution at high concentration (25 % in water) to enhance the pattern contrast. The Si VNWs are obtained by performing plasma etching using chlorine chemistry, low pressure (2 mTorr), and 80 W bias power in pure capacitive coupling plasma (CCP) to promote the anisotropy of nanowire sidewalls \[[@CR18]\]. VNWs with 94 % of anisotropy are obtained without any visible damage or rugosity on the surface of the NWs. The silicon etching rate is 80 nm/min with a selectivity Si:HSQ = 2:1. The residual resist is stripped in diluted hydrofluoric acid solution. Finally, VNWs are thinned by a sacrificial wet oxidation at 850 °C for 10 min. Thanks to the stress-retarded oxidation effect during the oxide growth \[[@CR19]\], the nanowire thinning is controllable \[[@CR20]\] and the new interface is free from defects generated by the plasma step. Nanowire networks with maximal yield and reproducibility, without surface roughness or geometrical irregularities, are obtained. In Fig. [2a](#Fig2){ref-type="fig"}, a Si VNW network with a 25-nm diameter is presented with an excellent reproducibility. The gate oxide is realized by dry oxidation at 725 °C over 30 min. The thickness of the grown SiO~2~ is around 4 nm and is wrapping the entire VNW's structure.Fig. 2Tilted SEM images of **a** Si VNW network of 25-nm diameter, **b** PtSi contacts at both side of VNW (**c**) and (**d**), respectively, gate to source and drain to gate insulating spacer formed by HSQ planarization technique and **e** TEM cross-section image of multilayer stacks implemented on VNW arrays

Before the implementation of platinum silicides (PtSi) for the realization of metallic source/drain contacts, the SiO~2~ layer is etched selectively by CCP mode plasma at both sides of the VNWs using a fluorine chemistry (CHF3:CF4:Ar = 20:20:10). The source contact is defined by a lift-off process. A 10-nm platinum layer is deposited by electron beam evaporation (anisotropic deposition), followed by the silicide reaction activation using a rapid thermal annealing (RTA) at 500 °C during 3 min under N~2~H~2~ (96 % 4 %) atmosphere. The VNW sidewalls are cleaned from platinum contaminations by a selective wet etching in aqua regia solution. Figure [2b](#Fig2){ref-type="fig"} presents a VNW network with silicided contacts at both sides of the VNWs with clean sidewalls. The 3D process completion must go through a perfect mastery of nanoscale layer engineering. To this end, an innovative planarization method to realize the source to gate isolation spacer was developed using the HSQ as a dielectric material \[[@CR21]\]. It is characterized by a low viscosity, providing excellent filling properties. Moreover, the HSQ is a CMOS-compatible material that offers a low dielectric constant (*k* ≈ 2.7), minimizing the parasitic capacitances. The planarization process was performed by chemical etching in highly diluted hydrofluoric acid (HF) in deionized water (1:1000). This approach has been preferred to plasma etching or chemical mechanical polishing (CMP); both approaches are widely used to planarize horizontal architectures but are not adapted to 3D architectures. However, the etching of the HSQ in diluted HF needs to take over bubble encroachments on the dielectric surface issued from the releasing of the hydrogen gas during SiO~x~H~y~ etching that induces severe degradations leading to a rough surface. To prevent the bubble encroachment, a cationic surface agent, benzalkonium chloride, has been added to the diluted HF solution. This leads to the extraction of the gas bubbles as they appeared on the surface which then vanish in the solution. The resulting planarization is presented in Fig. [2c](#Fig2){ref-type="fig"} with a highly planarized HSQ layer over VNWs. It demonstrated an extremely flat layer, minimal roughness below 2 nm (measured by atomic force microscopy), without any degradation of the HSQ surface or of the VNWs. The etching rate of the HSQ is 2.3 nm/s, resulting in a highly controllable process. A 15-nm nickel layer is then deposited by electron beam evaporation over the gate to source spacer. The gate contact is performed by each back process after the definition of hard mask by photolithography step. The unprotected Ni layer is etched in chemical solution based on H~2~SO~4~:H~2~O~2~:EDI = 25:1:50 ml, followed by the photoresist stripping. For the proposed architecture, it is worth noting that the gate length is simply defined by the gate material thickness, without any high-resolution lithography step. A second spacer is then performed to insulate the gate to the drain contacts (Fig. [2d](#Fig2){ref-type="fig"}). Via openings are created by plasma etching in the dielectric to contact the metallic source and gate extensions. Finally, a 400-nm thick Al layer is deposited by sputtering followed by a chemical etch back in a solution of H~3~PO~4~:HNO~3~:EDI = 5:40:7. Finally, a forming gas anneal (FGA) (N~2~H~2~, 96 % 4 %) at 250 °C for 4 min is performed in order to passivate defects at both Si-SiO~2~ interface and at Si-PtSi contact interface \[[@CR22]\].

Results and discussions {#Sec3}
=======================

A cross-section image of the device performed by transmission electron microscopy is presented in Fig. [2e](#Fig2){ref-type="fig"} and shows the 3D stacking composed of three conductive layers (source, gate, and drain contacts), separated by two insulating layers with homogenous thicknesses and without any defect or damage in the dielectric layers or wave effect at the vicinity of the NWs.

Electrical characterizations of such 3D NW architectures with a nominal gate length of 15 nm have been performed with a Cascade prober and parametric analyzer Agilent 4156C. Static characteristics of devices with different NW diameters (from 18 to 60 nm) are given in Fig. [3](#Fig3){ref-type="fig"}. The p-type devices exhibit normally off behavior with high control over short channel effects with almost-ideal subthreshold characteristics (SS = 95 mV/dec and DIBL = 25 mV/V) for a device with NW diameter of 18 nm (Fig. [3a](#Fig3){ref-type="fig"}). The same characteristics are obtained when the NWs have a diameter of 29 nm (Fig. [3b](#Fig3){ref-type="fig"}) and 43 nm (Fig. [3c](#Fig3){ref-type="fig"}). The devices exhibit high drive current (normalized by the number and the diameter of NWs) of 431/472 μA/μm when the NW diameters are of 29 nm/43 nm, respectively. When the NW diameter becomes larger than 40 nm (Fig. [3d](#Fig3){ref-type="fig"}), the electrostatic control of the gate degrades quickly, and it is no longer able to turn off the device. Figure [4](#Fig4){ref-type="fig"} presents a schematic representation of the carrier density in such a GAA NW configuration in order to explain the impact of the NW diameter on the transistor operation. The device operates in junctionless mode \[[@CR23]\] (accumulation mode). When the transistor is turned on (Fig. [4a](#Fig4){ref-type="fig"}), the channel conduction is made by the entire section of the NW, which means that the larger the NW diameter is, the larger the drive current per NW is. When the device is turned off, a transverse electrical field (Ey), due to the electrostatic coupling between the gate (metal work function) and the potential in the channel region, induces the depletion of the channel. For narrow diameters (Fig. [4b](#Fig4){ref-type="fig"}), the field developed by the gate can deplete the entire volume of the NW. Nevertheless, when the NW is too large (Fig. [4c](#Fig4){ref-type="fig"}), the channel is only partially depleted by the gate. A conductive path from the source to the drain is remaining and the transistor cannot be turned off.Fig. 3Transfer characteristics of GAA MOSFET on Si VNW with a diameter of **a** 18 nm, **b** 29 nm, **c** 43 nm, and **d** 60 nmFig. 4Schematic representation of the carrier density in the channel at **a** on-state regime and **b**, **c** off-state regime for thin and large NW diameters, respectively

Figure [5](#Fig5){ref-type="fig"} summarizes the evolution of the SS (Fig. [5a](#Fig5){ref-type="fig"}) and DIBL (Fig. [5b](#Fig5){ref-type="fig"}) as a function of NW diameter, before and after the FGA. The defect passivation not only improves the immunity against short channel effects but also greatly reduces device to device variability. Low-frequency noise analysis \[[@CR24]\] confirmed the absence of active oxide traps for most wires after the passivation step. Before FGA, the characteristics suffered high variability from device to device, which is supposed to come from the random distribution of interface defects in such miniaturized devices. A comparison to the state of the art (Fig. [6](#Fig6){ref-type="fig"}) of vertical nanowires MOSFET architecture \[[@CR25]--[@CR27]\] frames this result in favorable terms. Even if it is the most scaled demonstration published up to now, the immunity against short channel effect remains robust. Normalized drive current is also high when compared to p-type transistors. The vertical integration of nanowire transistors is not at the same level of technological maturity as planar/horizontal integration; however, this experimental demonstration shows that this 3D NW architecture should be considered a potential candidate for a sub-5-nm technology node \[[@CR14]\].Fig. 5Impact of forming gas annealing on **a** SS and **b** DIBL as a function of NW diametersFig. 6DIBL and ion state of the art of vertical nanowire transistors as a function of the gate length

Finally, in the last section of this report, a first proof of concept for a CMOS inverter based on 15-nm GAA vertical transistors is presented in Fig. [7](#Fig7){ref-type="fig"}. Highly doped wells (2 × 10^19^ atm/cm^3^) with phosphorous and boron species are performed by conventional ion implantation in order to pattern n- and p-type Si VNWs on the same wafer. A similar transistor process, as described in Fig. [1](#Fig1){ref-type="fig"}, is implemented to realize CMOS inverters. Such a 3D architecture is schematically shown in Fig. [7a](#Fig7){ref-type="fig"}. The transfer characteristics of inverters implemented on different NW diameters are presented in Fig. [7b](#Fig7){ref-type="fig"}, showing regular inverter behavior with sharp commutation from high to low state. Contact engineering for NMOS counterpart is mandatory to enhance the switching characteristics of the inverter by implementing, for example, dopant segregation techniques \[[@CR28]\] to reduce the large Schottky barrier to electrons of Pt silicide.Fig. 7**a** Schematic 3D illustration of Si VNW CMOS inverter. **b** Transfer characteristics of inverters for different NW diameters

Conclusions {#Sec4}
===========

In summary, a large-scale process of Si VNW MOSFETs with nanoscale GAA is presented. The nanowire arrays were made by a top-down approach, and the vertical transistor was realized by a successive engineering of nanoscale thin films using conventional UV lithography. The electrical performances demonstrated excellent electrostatic behavior of the device for a 15-nm gate length, with very good immunity against short channel effects. Finally, a proof of concept for a CMOS inverter by dual integration of n- and p-type Si VNWs was proposed.
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